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FOREWORD
This report is a technical summary reporting the progress of a
study conducted by the Digital Systems Laboratory of the Electrical
Engineering Department, Auburn University, under the auspices of the
Engineering Experiment Station. The study is focused toward fulfill-
ment of Contract No. NAS8-11274, granted to Engine-ring Experiment
	
a
	
Station, Auburn, Alabama, by the George C. Marshall Space Flight Center,
National Aeronautics and Space Administration, Huntsville, Alabama.
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REDUCING QUANTIZER DEADBAND WITH
A "RANGE SWITCHING" DIGITAL
FILTER
C. C. Carroll and J. R. Heath
ABSTRACT
This report is concerned with the design, implementation, and test-
ing of a real-time digital filter in a suitable form for LSI realiza-
tion. The design presented here was necessitated by the requirement
that the deadband of the analog-to-digital converter be as small as
possible. To accomplish this, a "range switching" filter was designed
which employs shorter word lengths and consequently the physical size
(component-wise) of the filter is reduced.
The compensator, as a special-purpose computer, is then tested
in a sim
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I. INTRODUCTION
There have been numerous designs of digital filters, sometimes
referred to as compensators or special purpose computers, proposed
in recent literature [2,3,11,13,19]. All of these filters have the
undesirable characteristic of a relatively wide quantization deadband.
It is the purpose of the digital filter presented in , this paper tc
reduce the quantization deadband and at the same time reduce the physical
size of the filter. The design proposed here is a "range switching"
digital filter which has predetermined quantization levels at three
points within the filter.
The filter is employed to stabilize two control loops, the
Pendulous T*itegrating Gyroscopic Accelerometer loop and the Saturn V
thrust vector control system. The function of the filter in the
two control loops mentioned is to physically realize a general second-
order z-plane transfer function. Chapter II is devoted to the selection
of a mathematical programming form which may be used to physically imple-
ment the z-plane transfer function.
After the mathematical programming form has been selected, each
component of the filter must be digitally implemented using nand-gate
logic and then performance tests run to determine the filters perfor-
mance as is reported in Chapters III and IV respectively.
I
tII. MATHEMATICAL DERIVATION OF DIGITAL FILTER
Before one can physically realize a z-plane transfer function,
a mathematical programming form must be selected. There are many types
of mathematical programming forms that could be used, but only four
forms will be considered here. The four forms to be considered are:
1) Direct form,
2) Standard form,
3) Modified canonical form, and
4) Normal form.
From the above four forms, one will. be chosen to physically realize
the desired z-plane transfer function.
To determine the form to be used, several characteristics of the
forms will be considered. They are:
1) the number of multiplications of feedback words by coeffi-
cient words,
2) the number of multiplications of input words by coefficient
words,
3) the number of storage elements for input words,
4) the number of storage elements for feedback words,
5) the number of summing junctions, and
6) the number of compensator coefficient words.
All four forms will be compared using the above characteristics.
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The form chosen will be the one which has a combination of the least
number of the above characteristics. The reasons for considering
these characteristics are given below.
First, the number of summing junctions determines the number of
different sequences of calculations necessary during each sampling
interval, and the complexity of the control. circuitry is related directly
to the number of sequences. Therefore, it is desirable to reduce the
number of summing junctions.
Second, the number of storage elements should be kept small so as
to reduce the physical component requirements of the computer as much
as possible.
Third, the numb^- of multiplications should be minimized so as
to reduce the calculation time of the computer. This enables the com-
puter to operate over a wider range of sampling frequencies.
Fourth, the computer should be constructed so that it is easily
adaptable to any D(z) of the form
Eo (z)	 ao +alz 1 + a2 z-2 +...+ anz n
D(z) _	 _	 (2-1)
Ei (z)	 1 + b lz 1 + b 2 z-2 +...+ bnz-n
which is the general form of a z-plane transfer function.
The characteristics previously listed as items (1) through (6)
will now be examined for each of the four programming forms.
4To construct the direct mathematical programming form, the
generalized z-plane transfer function
E (z)
	 a  + a1z-1 + a2 z-2 +...+ anz-n
D(z) _	 _	 (2-2)
Ei (z)	 1 + b1z 1 + b 2 z-2 +...+ bnz-n
can be expressed in the form
E0 (z) + blz-1Eo (z) + b 2z-2Eo (z) + ... + bnz nE0(z)
(2-3)
= aoEi (z) + alz-lEi (z) + a2 2Ei (z) + ... + anz nEi
 
W.
Now (2-3) is transformed to the time domain.
E0 (k) = aoEi (k) + a1Ei (k-1) + a2Ei (k-2) + ...+ anEi(k-n)
( 2-4)
- b 1Eo (k-1) - b 2Eo (k-2) - ... - bnEo(k-n)
Equation ( 2-4) is the difference equation of a general z-plane
transfer function expressed in direct programming form. .A generalized
block diagram for this form is shown in Fig. 1. The important charac-
teristics that have to be considered are shown in Table 1. It is
readily seer. from Fig. 1 that this form requires 2n delay elements and
only one junction at which summation and multiplication takes place.
j
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7Standard Form
The difference equation (2-4) is used to get the standard mathe-
matical programming form; the equation will be repeated here.
E0 (k) = aoEi (k) + alEi (k-1) + a2Ei (k-2) + ... + anEi(k-n)
- b lEo (k-1) - b2Eo (k-2) - ... - bnEn (k-n).	 (2-5)
Equation (2-••5) can be physically realized as shown by the generalized
block diagram of Fig. 2. Note that in Fig. 2 there are no "an" coeffi-
cients; instead "an" coefficients are used. This is done to show
that the "an" coefficients in equation (2-5) have to be calculated in
terms of the a's and b's in Fig. 2. As an example, for a second order
system, ao = a2 , al = a2 + a2b l , and a2 = ao + a 1 b 1 + a2b2' This is
found to be true if a signal flow graph is drawn for the second order
system of Fig. 2, and then the transfer function found from this. The
z-plane transfer function for the second order system is
Eo(z)	 a2 + (al + a2b1)z-1 + (ao + albl + a2b2)z-2
_	 (2-6)
Ei (z)	 1 + biz-1 + b2z-2
From Table 1, it is seen that the standard programming form has
an advantage in that there are zero input-word storage elements but a
disadvantage of having n + 1 junctions at which summat;on and multipli-
cation take place. A disadvantage not seen from Table 1, but discussed
i.
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earlier, is that the "an" coefficients of Fig. 2 have to be calculated
from the "an" and "b n" coefficients of equation (2-5). This is the
main disadvantage of the standard programming form.
Modified Canonical Form
The next mathematical programming form to be discussed is the modi-
fied canonical form. To derive the difference equation of this form,
an intermediate variable M(z) is introduced into equation (2-2), which
is the general z-plane transfer function. This intermediate variable
is introduced as follows:
M(z)	
ao + a1z-1 + a2 z_
2
 + ... + anz-n,
M(z) _	 1	 (2-7)
Ei( z )	 1 + blz-1 + b2z-2 + ... + bnz-n
The inverse z-transform of (2-7) is taken which results in the follow-
ing difference equations,
Eo (k) = aoM(k) + alM(k-1) + a2M(k-2) + ... + anM(k-n)
	
(2-8)
and
M(k) = Ei (k) - b 1M(k-1) - b 2M(k-2) - ... - bnM(k-n).	 (2-9)
Now equation (2-9) is substituted into equation (2-8), eliminating M(k)
from (2-8). After this is done (2-8) has the form
Eo(k) = aoEi (k) + c 1M(k-1) + c 2M(k-2) + ... + cnM(k-n),	 (2-10)
where c i = ai - aobi . Equations (2-9) and (2-10) are the two difference
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equations which will be mathematically programmed to get the canonical
form. A block diagram of this form is shown in Fig. 3 and its associated
c
characteristics in Table 1.
Examining the characteristics of the canonical form from Table 1,
one sees that it has the advantage of zero input word storage elements,
only one input coefficient multiplication and only two summation and
multiplications junctions.
Normal Form
The last mathematical programming form that will be studied is
the normal form. This form, like the three previous ones, is derived
from the general z-plane transfer function which can be expanded as
a sum of fractions as shown below,
Eo (z)	 c l	 c2	 cn
	
!i	 C	 ++ ... +	 ( 2-11)Ei (z)	 z-a l
	z-A2
	z-Xn
	
j	 Each term except the constant "d o" on the right side of equation (2-11)
can be physically realized by the generalized block diagram shown in
Fig. 4. To physically realize equation (2-11), it is written in the
form,
is
E (z) - E (z)d + E (z)[ c	] + E (z)[ c2
 ] +...+ E (z)[ cn ].o	 i	 o	 1	 z-Xl	 i	 z-a2	 i	 z-an
(2-12)
	
+	 A generalized block diagram of equation (2-12), which is the normal
	
'	 mathematical programming form is shown in Fig. 5.
Some of the more noticable characteristics of the normal pro-
gramming form that are readily observable from Fig. 5 are that there
.i
Ik^
12
Ei(Ztj
	 Z
+	 Z- 1	 C
Fig. 4.	 Generalized block diagram
for a D(Z) of c
Z-%
Fig. 5 Oeneralized block diagram
of normal programming form.
.a
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are n + 1 junctions at which summation and multiplication must take
place and there are n delay elements. Its other characteristics are
summarized in Table 1.
Selection of Programming Form
Now that the characteristics of the four mat!­cmatical programming
forms have been found, the most suitable of these must be chosen for
digital implementation. As stated earlier, the most desirable fora is
the one with a"minimum number of summing junctions, storage elements,
and required multiplications. It is also desirable to be able to
adapt the form to any generalized, single input, single output, linear
D(z).
Observing Table 1, one can see that the canonical mathematical
programming form is the most desirable. It has a combination of the
least number of the six characteristics listed in Table 1. From the
table, the direct form, the standard form, and the normal form each
have a sum of 6n + 3 characteristics, (n is the order of D(z) being pro-
grammed) whereas the canonical form has a sum of 5n + 4 which is less
than 6n+3 for n> 2.
"Range Switching" Process and Effects
As explained in the introduction, a digital compensator (or
controller) which will work both in the PIGA loop and the Saturn V
t.v.c. system is being designed to physically realize the generalized
second-order D(z) as shown below
is
k
N.
14
ao + aiz-1 + a2z-2
1 + b 1z-1 + b2 z 2
(2-13)
The compensator is to contain the feature of having quantization (a
round-off process) at three points. The three points at which quanti-
zation takes place and the internal variables which will be used and
explained later are shown in Fig. 6, which is a generalized block
diagram of the modified canonical programming form of the second order
compensator. The type of quantization and now it is accomplished at
the three points in the compensator will now be explained.
The first point at which quantization takes place is at the input
analog-to-digital (A/D) converter. For this particular compensator,
an eight-bit signed-magnitude A/D converter is used; i.e., the continuous
analog input signal is changed to an eight-bit signed-magnitude discrete
digital signal suitable for the compensator. For the PIGA loop and the
t.v.c. system, the eight-bit output of the A/D can have any integral
magnitude between -255 and +255. The quantization of the A/D is accom-
plished by feeding only four of the eight bits into the compensator.
The scheme used is to feed only the four most significant bits into
the compensator if anyone of the four most significant bit positions
is at logic "one," making the input of the com pensator have a magnitude
ranging between 16 and 255 in steps of 16. If this is done the four
least significant bits are disregarded and not fed into the compensator.
For the case when the four most significant bits are all of logic "0",
only the four least significant bits are fed into the compensator;
therefore in this case the compensator input will have a magnitude
r,
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16
ranging between 1 and 16 in steps of one. This quantization process,
in which only four bits are used by the compensator instead of all
eight bits, has an advantage over feeding all eight bits into the com-
pensator in that it reduces the digital circuitry in the compensator
;i
by a factor of one-third, thereby making the compensator smaller and
simpler. It would seem that this quantization scheme would have an
opposite effect of causing more circuitry to be required because of the
two special-purpose (S-P) computers which might be needed, one to work
on the four most significant bits when they are used and one to work on
the four least significant bits when they are used as shown in Fig. 7.
L!" In Fig.	 7,	 the output of the lower S-P computer must be multiplied by
1/16 since the four bits fed into this computer have a magnitude of
1/16 of those fed into the upper S-P computer.
t So that only one S-P compute;	 gill be needed, a switching scheme
w
is designed so that one computer works on both, the most significant
bits when they are used and the least significant bits when they are
used. A generalized block diagram of the compensator using the above
scheme is shown in Fig. 8.
In explanation of how the digital switching compensator works
during one sampling period, `:he analog input ei(t) is first sampled
by the A/D and an eight-bit digital approximation of ei(t) appears
at the output of the A/D. Next the input select logic selects
four bits to be worked on by the special purpose computer. As stated
earlier, if any of the four most significant bits are a logic "one,"
they are used uy the S-P computer and if all four of the most significant
t
r
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Fig. 71, Decreasing quantization errors by
paralleling two special purpose
computers.
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Fig. 8. Decreasing quantization errors by
switching digitally one special
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r18
bits are at logic "0," the four least significant bits are inserted
I'	 into the S-P computer. After the quantized digital input e ig (k) has
been put into the S-P computer, the quantized output e o (k) is then
. 
f	 calculated. Now the output select logic inserts the digital word
eoq (k) into the b/A to be changed into an analog voltage level. The
I
output select logic is needed so that the output digital word eoq(k)
is properly weighted when it is changed from the digital word to the
analog voltage level. When the four most significant bits have been
used by the S-P computer, e oq (k) must be properly weighted such that it
has a value sixteen times as great as it would if the four least signi-
ficant bits had been use-'	 the S-P computer.
From now on, to simplify the discussions, it is assumed that the
compensator is using the four most significant bits when it is said to
be working in the "higher range," and the four least significant bits
when it is said that it is working in the "lower range."
Because of the range switching process just described, a method
must be devised by which the two internal variables mq (k-1) and mq(k-2)
of Fig. 6 are always properly weighted.
This is necessary because if the compensator were to remain in the
same range each sampling per i od, the weight of mq (k-1) and mq (k-2) would
not have to be changed, but if the compensator is working in the "lower
range" aid then changes to the "higher range" the weight of mq(k-1)
and mq (k-2) has to be reduced by a factor of sixteen. This has to be
done since the input range has been increased by a factor of sixteen.
As an example of this, suppose that for a certain sampling period,
19
mq(k-1) has a magnitude of (13) 10
 which is represented digitally as
(1101.00) 2 . Now suppose that on the next sampling period the input
is sufficiently large such that the compensator will have to work in
the "higher range." During this sampling period, m q (k-2) should
have a magnitude of (13) 0 , which was the magnitude of m q (k-1) the
previous sampling period; however, since the compensator is working in
the higher range, it sees (1101.00) 2
 as having a magnitude of (208)10,
which is 16 times what it should be. Because of this, the binary
point in (1101.00) 2
 must be moved four places to the left to enable
it to have the right weight.
For the case when the compensator changes from the "higher" to
the "lower" range, the internal variables m q (k-1) and mq (k-2) have
to be increased by a factor of sixteen. This is done by shifting the
decimal point four places to the right. As an example of this,
suppose that for a certain sampling period mq (k-1) has a value of
(2) 10
 which is represented digitally as (000010.00) 2
 in the compensator.
Now suppose that on the next sampling period, the compensator changes
to the "lower range," or the input has a magnitude ranging between
zero and fifteen. Since mq (k-1) is now mq(k-2), mq (k-2) should have
a magnitude of (2) 10 , but since the compensator is working in the
lower range, it sees (00010.00) 2
 as having a magnitude of 1/8 which is
1/16 of what it should be. To enable mq(k-2) to have a magnitude of
(2) 10 , the binary point must be moved four places to the right, thus 	 i
mq (k-2) becomes (0100000.00) 2 . It will be seen later that the mq(k-1)	
i
and mq (k-2) storage registers are not large enough to shift the binary
^ r,
`	
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point four places to the right because logic "ones" in the four most
significant bit positions are lost. Instead, a scheme is devised
'	 which shifts a logic "one" into all the bit positions if any one of
the four most significant bit positions has a logic "one" in it, making
the storage registers under these conditions have their maximum magni-
tude when the compensator shifts from the "higher" to the "lower"
ffrange.
It is seen from the above that when the compensator is working in
the same range all the time, the m q (k-1) and the mq (k-2) storage registers
always keep their same weight; that when the compensator changes from
s	 the "lower" to the "higher" range of operation, the magnitude of the
mq (k-1) and the mq (k-2) storage registers is divided by a factor of
- 1	sixteen and that when the compensator changes from the "higher" to the
j	 "lower" range, the values in the storage registers are multiplied by
a factor of sixteen How this process is accomplished digitally is
l explained in the next chapter.
The second place at which quantization takes place in the compen-
sator is the output of the first summing junction within the compensator.
The output of the first summing junction, m'(k), is quantized to get
^, l
the quantized value of the feedback variable m(k). The quantization at
!j	 this point is simply a round-off process. How this is digitally imple-
eented will be explained in the next chapter. To determine how much
(f	 m'(k) could be quantized, the Fortran source programs of the simulation
of the PIGA loop and the t.v.c. system shown in the appendices were used
on the IBM 7040 computer. After trying many quantization levels, it
in
.{
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was decided that the best operation of the compensator was achieved
when m'(k) was quantized such that m q (k) could have a maximum value of
(63.75). This was found to be true for both the PIGA and the t.v.c.
systems. Digitally this meant that m q ("c) could have a maximum of six
bits to the left of the binary point and two bits to the right of
the binary point.
To see how the quantization process takes place mathematically,
Qtf [x] must first be defined. Q tf [x) means that the feedback
quantization is acting on the feedback variable x. Q tf [x) is defined
as
Qtf [x] = sk	 where k < Ixl, s = sign x, k a real positive
number
Qtf [x] = Qtf [-x]
From Fig. 6 and the definition of Q, f
 [x] it is seen that the follow-L.
ing equations mathematically describe the quantization process at the
output of the first summing junction.
m'(k) = eig (k) - b lmq (k-1)
 - b2mq(k-2)
(2-14)
mq (k) = Qtf [eig(k) - b lmq (k-1) - b2mq(k-2)]
where (Qti [eig (k) - b lmq (k-1) - b 2mq (k-2)J1 < 63.75.
The last place at which quantization takes place in the S-P
computer is at the output of the second summing junction as can be
seen from Fig. 6. Here the discrete output variable e'0 (k) is
rI
^.I
{?1
i
i
t
^
t
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quantized to get the discrete output variable eoq(k).
As before, to determine the amount of quantization needed at this
point, the Fortran source program shown in the appendices which simu-
lates the operation of both the PIGA and the t.v.c. system was used.
It was found that the best operation of the systems was achieved when
e'0 (k) was quantized such that it had five bits to the left of the binary
point and three bits to the right of the binary point. Therefore, eoq(k)
can have a maximum magnitude of 31.875. The quantization process at
this point is mathematically described by the equations,
eo(k) = aoeig (k) + clmq (k-1) + c 2m (k-2)q 
and	 (2-16)
eoq (k) = Qto[aoe4q(k) + c lm(k-1) + c g(k-2)),
where JQto [aoeig (k) + c 1m(k-1) + c 2m(k-2)]l < 31.875.
III. DIGITAL IMPLEMENTATION OF THE "RANGE-
SWITCHING" DIGITAL FILTER
Since the modified canonical programming form has been chosen, a
means must be devised by which this form can be digitally implemented.
It is the purpose of this chapter to discuss the approach taken to
implement the filter and then describe how it is actually accomplished.
Observing the equations which are to be realized physically,
(2-15) and (2-16), and Fig. 6, which {s a generalized block diagram of
the modified canonical programming form for the second order filter,
one can see that its components can be organized into four groups. These
four groups are 1) Input and Output Equipment, 2) Arithmetic Unit,
3) Memory and 4) the Controller. A generalized block diagram of the
digital filter organized in this manner is shown in Fig. 9. The
digital components contained in each group are described briefly below.
The Input-Output equipment consists of the analog-to-digital
converter (A/D), the digital-to-analog converter (D/A), and the input
and output select logic; the Arithmetic Unit consists of shift
registers, a parallel binary accumulator, and the reduction logic;
the Memory is composed of the coefficient storage, internal variable
storage and the output storage; and lastly, the control function gen-
erator and the data transfer logic make up the Control Unit. A more
detailed diagram of the digital filter which incorporates all the com-
ponents of each group into the diagram is shown in Fig. 10. In Fig. 10,
23
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Fig. 9. Block diagram of digital filter.
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the coefficients and the internal variables are labled so that the
relation between the figure and the two equations that have to be
physically realized by the digital filter can be seen. The two
equations that have to be physically realized by the second-order
filter are shown again below
eo(k) = aoeig (k) + c1mq (k-1) + c2mq (k-2) (3-1)
m'(k) = eig (k) - b 1mq (k-1) - b 2mq (k-2) (3-2)
where c. = a.-a b..1	 1 o 1
The remainder of this chapter is concerned with the construction
of each component of Fig. 10 using Honeywell u-Pac nand-gate logic.
The components are discussed according to which group they are contained
in.
Input-Output Equipment
It is the purpose of the input-output equipment to first convert
the analog input signal of the digital filter into a signed-magnitude
digital word so that the computer can operate on it and from this
digital word, select the range that the computer will operate in during
the present sampling period. Finally it converts a signed magnitude
digital output word back into an analog signal which is the analog out-
put of the filter. The way in which these three processes are accomplished
is discussed below.
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Analog-to-digital conversion.
As stated before, the purpose of the analog-to-digital converter
(A/D) is to convert the analog input signal, e i (t) of Fig. 6, into
the signed magnitude digital word eig(t).
The A/D of Fig. 11 is a successive approximation converter which
has the non-linear characteristics shown in Fig. 12. The A/D divides
the input analog voltage range into 256 distinct magnitude levels which
are separated by an amount h. The 256 distinct magnitude levels are
represented by an eight-bit digital word, which is sufficient to meet
the specifications required by the PIGA loop and the Saturn V t.v.c.
system. It is seen from Fig. 12 that the quantizing error, ei(t)-ei(k),
is bounded by the expression
h < ei(t) - ei(k) < 2
This being true, the maximum magnitude of the input quantizing error
is h/2.
^.r
The A/D that is to be used is constructed from the digital logic
diagram of Fig. 11. The operation of the A/D converter is explained
in full in [11). Basically, the A/D converter receives the analog input
signal, ei(t), and after eight approximation pulses are received by
t;
	 the converter, the eight bit digital word, e i (k), appears at its out-
put. The control pulses required for operation of the A/D is a system
reset pulse and eight A/D approximation pulses, one pulse for each
bit in ei(k).
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Fig. 1.2. Quantization characteristics of a successive
approximation A/D round-off converter.
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Digital-to-analog conversion.
The purpose of the digital-to-analog (D/A) converter is to convert
the quantized digital output word e oq (k) of Fig. 6 into the analog voltage
t eoq(t). Because of the conversion of one type signal into another by
the D/A, the D/A is known as the output interfacing element.
I;
The type D/A used depends on the system in which it is being used.
j	 For both the PIGA loop and the Saturn V t.v.c. system, the D/A used
will have to convert an eight-bit signed magnitude digital word into a
`	 continuous analog signal. The digital output word that is inserted into
the D/A originated from the output storage register, a part of the Memory
,i	 discussed earlier. The word is in signed magnitude form, since this
form is required by the computers Arithmetic Unit.
i
Honeywell manufactures D/A logic modules which possess four bit
resolution that can be interconnected to give 16-bit, bipolar operation
[11]. The necessity of having a 16-bit D/A converter is explained in
t the next section of this chapter. A simplified schematic diagram of
r
-,	 this form is shown in Fig. 1.3. As can be seen from the figure, four
u-Pac D/A modules (CE071) can be used to construct this D/A form. One
must note that the input to this D/A is not in signed magnitude form,
hence making the necessity of a code translator which will interface
the signed-magnitude digital output of the output storage register with
the D/A.
The code translator shown in Fig. 14 is a circuit which simply
i	 coincidizes each bit of the output storage register with the sign bit,
resulting in a bipolar D/A code that can be used by the CE071 D/A
r
-10 V
I
I
I
I
I
I
((
I
I
I
I
I
I
I
I(
I
eoq(t)
31
+10V
W IOK
I
W I 20K
W 2 40K
W 3 80K
-Wq `r IOK
VVW
-
175K
W 5 20K
W 6 40K
I
I
W 7 80K
-W^-8 IOK
20K
40K I
eo K I
-
-" - 
_j- I OK 75K
20K
VVVI
II
40K
80K
CE:071
CE071
CE 071
CE071
.	
r
Fig. 13. A bipolar-voltage D/k constructed
from Honeywell u-Pac l.ogi:. modules.
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Fig.	 14.	 Code translation logic for bipolar D/A.
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modules. A coincidence gate operates in the following manner: when
the sign bit and the magnitude bit are the same, the output of the gate
is a logic "one" and when the sign-bit and the magnitude bit are different,
the output of the gate is a logic "zero." A code truth table of the
code translator is shown in Table 2.
Input and output select logic.
It is the purpose of the input and output select logic to determine
the range of operation of the computer each sampling period. In doing
	
^s	 so the input digital word to the computer is quantized to obtain eig(k)
of Fig. 6 and the output digital word eoq(k) is properly weighted
before being changed to the analog signal eoq(t). A logic diagram of
the input and output select logic is shown in Fig. 15.
	
,LL	 The operation of the input and output select logic can be explained
	
E	 as follows. The purpose of the input select logic is to select from an
eight bit digital word four bits with which the computer can word with
i
each sampling period. The input select logic inserts the four most
	
#-
	 significant bits, A16 through Al28 of Fig. 15, into the computer when-
	
`£	 ever anyone of these bit positions is a logic "one" and the four least
significant bits, Al
 through A8 of
ficant bits just mentioned are all
l
eight bit digital approximation of
with the four most significant bit
the four least significant bits.
Fig. 15, whenever the four most signi-
logic "zero." By doing this the original
the analog input ei(t) is qu2;ciied
s having a weight of sixteen times
As a numerical example of the quantization technique, assume that
the digital output of the A/b of Fig. 11 is as shown below.
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Al28	 0	 (MSB)
A64	 1
A32	1
A16	 1
A8	0
A4	1
A2
	0
Al	1	 (LSB)
This digital approximation has a numerical value of (117) 10 , but
because of the conditions described earlier, only the four most sig-
nificant bits, (0111) 2 , with a numerical value of (112) 10 are inserted
into the computer. It can be seen that because of the quantization
technique, the original.. digital ap proximation of e i (t) has been reduced
by five. Now suppose that for another sampling period, the digital
output of the A/D is as shown below.
Al28 0	 (MSB)
A64 0
A32 0
A16 0
A8 0
A4 1
A2 0
Al 1	 (LSB)
In this case the four most significant bits are disregarded and the
r37
digital werd (OlUl) 2 , which has a numerical value of (5) 10 , is inserted
into the computer. The digital word (0101) 2 has a weight of 1/16 of
what it would have had if it had been in the four most significant bit
positions at the output of the A/D.
It is because of the input quantization technique that the internal
variables mq (k-1) and mq (k-2) of Fig. 6 have to be shifted up and
down (properly weighted) each sampling period as described earlier.
This is done so that each sampling period the internal variable mq(k-1)
has the same weight as mq (k) of the previous period and mq (k-2) has
the same weight as mq (k-1) of the previous sampling period.
It is because of the input quantization that the output select
logic is required. The purpose of the output select logic is to
properly weight the bipolar coded D/A output of the output storage
registers; i.e., the output select logic provides a means by which the
digital output of the S-P computer has a magnitude 16 times as great
when working in the "higher range" as it does when working in the "lower
range." The operation of the output and input select logic coincides;
that is, during a sampling period the input and output select, logic
both operate in the same "-range." The weighting process is performed
by inserting the bipolar coded D/A output of the storage register
into the nine most significan t_ bit positions of the D/A . when the computer
is working in the "higher range" and by inserting the output into bit
positions four bits lower when operating in the "lower range." From
Fig. 13, the sixteen bit D/A is used because each u-Pac digital module
has four bit positions in it, therefore making it impossible to construct
s:<
}
iI
38
only a 13-bit D/A.
The following expla— t-tun aio^g with Fir. 15 will help to make it
clearer how the input and o ;put e lect logic operates during a sampl;.:,;
period. First, the digital appro:ti:lati.ni o f ei(t) appears at the out-
put of the A/D. If any of the four most significant bits are at logic
"one," C will also be a logic "one," thereby enabling the four most
significant nand gates and disabling the four least significant of
the input select logic, thus inserting the four most significant bits
into the S-P computer. Later on during this same sampling period, a
digital output appears at the output storage register. As the computer
is working in the "upper range" and C is a logic "one," the bipolar.
D/A coded ol, tput of the output storage register is inserted by the out-
put select logic circuitry into the most significant bit positions of
the D/A. For the other case when during a sampling period all the four
most significant bits are at logic "zero," C is at logic "one" thereby
enabling the four least significant nand-gates of the input select
logic which inserts these bits into the compu-er. As before, later on
during the sampling period a digital word appears at the output of
the output storage register and &ince C of the output select logic is
at logic "one," the bipolar coded out put of the output storage register
is inserted into the less significant bit positions of the D/A.
Arithmetic Unit
As stated earlier, the digital filter being designed is designed
such that two discrete mathematical equations may be physically
realized. The two equations that are physically realized by the S-P
r39
computer of the filter are repeated below.
aoeig (k) ,- c lmq (k-1) + c 2mq (k-2)	 (3-3)
m'(k) = e ig (k) - b in►q (k-.L) - b 2mq (k-2)	 (3-4)
By observing equations (3-3; and (3-4), it can be seen that an Arithmetic
! unit must be designed with the capabilities of performing six multipli-
cations and four additions each sampling period.	 It is the purpose of
this section of the chapter to first explain how a digital adder (parallel
^
binary accumulator) is implemented, how the multiplication process
1
is accomplished using the digital adder and shift registers and finally
^I
the digital logic required to quantize eo(k) and m'(k) of equations
(3-3) and (3-4).
i
Parallel binary accumulator.
1	
}	 -
It is the purpose of the parallel binary accumulator to perform
the digital additions required to physically realize equations (3-3)
`• and (3-4) above.	 A binary accumulator contains a register which
` stores a binary number called the augend in signed magnitude form and
after receiving another binary number, called the addend, in the same
s form adds the second number to the first and then stores the sum in the
F
-1
register.	 The complete operation of the parallel binary accumulator is
t
explained in full by [20].
	
A digital logic diagram of the parallel
r	
^	 . binary accumulator being discussed is shown in Fig. 16. 	 Each of the
flip-flops shown in the accumulator serves as a modulo-2 counter. 	 The
f
Clear 
Ace. 
Accumulate 
Pulse 
To Output and Internal 
Variable Quantization Logic 
__ ---------------------JA~~~--------------~~ /U17 LSB u, MSB Uo SB \ 
MSB Bf vr-----------------------J 
From Input and Internal 
Variable Shift Register 
Fig. 16. Logic diagram of parallel binary accumulator. 
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augend is initially stored in the accumulator , and during the addition
process, each flip-flop counts parallel incoming pulses representing
the addend bits and generates a carry pulse to the next significant bit
when the flip-flop changes state from logic "one" to "zero."
In constructing the parallel binary accumulator it is important
to note that a carry-,)ulse propagation time-delay interval will result.
It is important that this time-delay interval is known since it regulates
how fast inputs into the accumulator are entered. As an example of
how a carry pulse propagation t4_me delay interval will result, assume
that a carry pulse is generated in the least significant bit of the
accumulator. If this carry pulse generates a second carry pulse at the
next-higher significant bit, and if this chain reaction continues
through the whole accumulator, the time-delay interval mentioned above
results.
r
To determine the total carry propagation time of the accumulator,
the carry propagation time will be calculated for each stage and this
number multiplied by n, the number of stages contained in the accumula-
tor. The propagation time for one stage of Fig. 16 is the time-delay
through one nand gate (20ns), one flip-flop (60 ns), and one delay
multivibrator. (60 ns). When these time-delays are summed, the delay
time for one stage is found to be 240 ns. The accumulator in Fig. 16
is designed as an 18 bit accumulator, so the total carry propagation
time is 4.32 u sec. This now being known, the maximum rates at which
inputs can be entered into the accumulator (230 KHz) is also known.
To determine the size of the accumulator, the maximum possible
ti
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values of equations (3-3) and (3-4) were calculated using the coefficients
necessary . for satisfactory operation of the PIGA loop and the Saturn V
t.v.c. system. It was found that the maximum magnitude of a dumber the
accumulator would contain was (336) 10 , thus making it necessary for
nine bits to the left of the binary point. The requirement of 8-bits
to the right of the binary point will be explained in the next section
of this chapter. The nine bits to the left of the binary point, plus
eight bits to the right of the binary point and a sign bit constitute
the eighteen bit accumulator.
Shift registers.
Now that a method has been devised to add signed magnitude binary
numbers, a multiplication process must be devised for these numbers.
By examining any real number which is not an integer, one can see that
it can be written as an integer plus a sum of fractions. As an example,
take the number 1.875. This number can be represented as an integer
plus a summation of fractions as 1 + 1/2 + 1/4 + 1/8 and in the binary
number system as (1.111) 2 . In the binary number system, multiplication
of a binary number by real number less than one is done by moving the
binary point to ,,Le left. Moving the binary point one place to the
left multiplies the number by (1/2) 10 , moving two places to the left
multiplied the number by (1/4) 10 and in general, moving the binary point
n places to tLe left multiplies the number by 1/2n. As an example,
take the number (16) 10 represented in binary form as (10000) 2 . This
number can be multiplied by (1/2) 10 by moving the binary point one
place to the left to get (8) 10 which is represented in binary as
L. _.
r z
rI
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(1000.0) `
 or it can be multiplied by (1/4) 10 by noving the decimal
point two places to the left as shown (100.00) 2
 to obtain (4)10.
Conversely, if the decimal point is moved to the right n plrafes, cbr:
binary number 4s multiplied by (2n)10` The above information is useful
when devising a multiplicatiaca scheme for binary numbers. Looking
at the above information, one mi0it see that multiplication in binary
can be acscomplishe:# by & shif.tia6 of the binary point and summation
process. As an example suppose that the multiplication of (16) 10 by
(1.75; 10
 '1s desired. This -an be represented as
(.'__ y ?!2 + l/4) 11(10000.)2
which is the same at^
(1^ .6 (10000.) 2
 + X1/2) 10 (10000.) 2 + ( 1/4)10(1.0000.)2,
or after the multiplications have been carried out by shifting the
binary point, the followl.ng results
(10000.) 2 + MOO.) 2) + (1C0.) 2 = (11100.)2
	 (28)10'
From this it 1s seen that multiplication can be done by a shifting of
the binary point and adding process. In the S•-P computer the shifting
process will be done by the shift registers and the adding is done by
the accumulator. As an example of how the multiplication process is
performed in the S-P computer, the decimal number eight will be multiplied
by (1.25) 10 . This is represented in bina- form as (1000.)2(1.01)2.
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Since the 1 bit position of (1.01) 2 has a "one" in it (1000.) will
be inserted into the accumulator. Next the binary point is shifted
one place to the left to multiply by (1/2) 10 but since this bit
position is "zero" in (1.01) 21 (100.) 2 will not be inserted into the
accumulator. Now the binary point is shifted one more place to the
left to multiply the number by (1/4) 10 and (10.) 2 results. Since
1
	 the (1/4) 10 bit position is at logic "one," (10.) 2 will be inserted
into the accumulator. Now the numbers inserted into the accumulator
have been added since the accumulator keeps a cumulative total of all
numbers inserted into it and as a result the accumulator contains
i'	
the result of the multiplication which is represented at the output
of the accumulator in binary as (1010.) 2 . This process might be
understood more clearly if it is shown as below.
+ 1000.
X _ 1.01
	+ 1000.	 multiply by 1
	
+ 000.0	 multiply by 0
	
+ 10.00	 multiply by 1/4
+ 1010.00
As earlier stated the shifting of the decimal point will be
accomplished by the shift registers. Actually the decimal point
!r
j	 remains in the same position and the bits are shifted. A logic
diagram of the shift registers is shown in Fig. 17. There are actually
two sets of shift registers required, one the coefficient register
f ^
	
which is eight stages long including the sign bit and the ;ther the
i
	 internal variable register which including the sign bit, is fifteen
stages long. The shift register shown in Fig. 17 has information enter-
1-
	 ed into it in parallel via the DC set terminals. Each individual
mY
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f-f of the register can be set to a logic "one" if a 1-0-1 signal is
applied to its DC set terminal. Information is shifted to the right
by applying 0-1-0 pulses to the common clock terminal. Each 0-1-0
pulse will shift the number in the register one place to the right.
Last, the shift register can be cleared by the application of a 1-0-1
pulse to the common reset terminal.
In explanation of how the two shift registers and the parallel
binary accumulator are combined to perform the multiplication process,
Fig. 18 faight be helpful. The output of an internal variable storage
register or the input, and a coefficient are all entered into their
respective shift registers first by a command generated by the control
circuitry. Next alternating accumulate and shift pulses are applied
to the accumulator and shift registers respectively by the control
circuitry to Perform the multiplication process. After this process
is completed, the result of the multiplication appears at the output
of the accumulator where it is then inserted into the output storage
register or the mq (k-1) internal variable storage register. The proper
sign ghat accompanies the multiplication process is achieved by the
use of the "exclusive-or" gate shown in Fig. 18. If the two sign in-
puts are the same (using 110 1 ' for positive and "1" for negative) the
output is logic "0" or positive and if the sign inputs are different,
the output of the exclusive-or gate is a logic "1" which is negative.
Reduction logic.
As ea r lier stated, the compensator possesses the feature of
caving quantization at three points, the first at the output of the
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A/D converter and the other two at the filter output and internal to
the filter. The quantization at the out. ,ut of the filter is achieved
by quantizing the digital output of the S-P computer before it goes
to the D/A converter and the internal quantization is performed by
quantizing m'(k) before it is entered into the internal variable
storage register [mq (k-1)J. The quantization at these two points is
simply a round-off process. For the output quantization, e'(k) of
Fig. 6 as it emerges from the accumulator can contain a maximum mag_ii-
tude of eight bits to the right of the binary point and eight magnitude
bits to the left of the binary point. It is the purpose of the out--
.
put quantization logic to round-off this digital number such that it
I
can have a maximum of five bits to the left of the binary point and
three bits to the right of the binary point, making the magnitude have
a maximum value of (31.875) 1G , Likewise, the internal variable m'(k)
can have a maximum of nine magnitude bits to the left of the binary
point and eight to the right of the binary point as it emerge-; from
the accumulator. This digital word is quantized such that it has a
maximum of six bits to the left of the binary point and two bits to the
right of the binary point, making it possible for P to have a maximum
magnitude of (63. •i5)10"
I, The best quantization levels at these two points was determined
by running the Fortran source prog •cam -hown in the appendices which
simulated the PIGA loop and the Saturn V t.v.c. system. Several dif-
ferent quantization levels were tried in the programs and it was found
I'
that the levels used achieved the best desired responses from both
(1
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systems. 
A digital logic diagram of the two quantizersdiscussed above is 
shown in lig. 19. Here the output of the accumulator goes directly to 
both quantizers. The output of the quantizer which reduces the output 
of the accumulator to five bits to the left of the binary point and 
two to the right is first clocked by the controller into the output 
storage register and then later in time during the same sampling period 
the output of the other quantizer ~s clocked into the mq (k-1) storage 
register, thus making it possible for the output of the accumulator to 
go directly to both qU2.ntizers. Observing the digital logic of the 
quantizers, it is seen that if anyone of the most significant bits 
being quantized (the four most significant bits for the output quantizer 
alnd the second, third, and fourth most significant for the internal 
variable quantizer) is a logic "one," all the output bits of the 
quantizers are at logic one. This is done so that the output of the 
quantizers will have a magnitude which is closer to the actual magni-
tude of the output of the accumulator. As an example, suppose that 
the output of the accumulator which is to be quantized by the output 
quantizer is (00100000.000)2 which is (32)10. If a quantization scheme 
were used where the three most significant bits were eliminated and 
the rt'!maining bits inserted into the output storage register, the 
input to the storage register would be (00000.000)2 which is (0)10. 
As can be seen there is a large difference in the magnitude of the 
output of the accumulator and the magnitude of the number being insert-
ed ipto the output storage register. Because of the digital logic 
.. 
r50
L
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employed in Fig. 19, for the same output of the accumulator as before,
the input to the output storage register is now (11111.111) 2 which is
(31.875) 10 ; this number being much closer to the actual magnitude of
the output of the accumulator than before.
Memory
Each of the blocks in Fig. 9 performs a certain function in rela-
tion to the over-all operation of the digital compensator. The purpose
of the Memory is to perform tha time delay function of the difference
equations (3-3) and (3-4), to provide a storage location for the vari-
ables mq (k-1), mq (k-2), eoq (k) and to provide a storage location for
the a 01 cl , c 2 , b l , and b 2 coefficients. The storage elements can be
divided into three groups; first, the output storage; second, the
internal variable storage and last, the coefficient storage. The above
three groups of storage elements will be discussed fully in the order
as they appear above.
Output storage.
It is the purpose of the output storage element to provide a
location at which the quantized digital output, e oq (k), of the S-P
computer can be held while being changed to an analog voltage level
by the code translator and the D/A converter. The logic diagram of
the output storage element is shown in Fig. 20. The storage register
is constructed from buffer register flip-flops contained on Honeywell
u-Pac BR335 digital modules. Information from the output quantiza-
tion logic is entered into the storage register in parallel through the
set control terminals. A 0-1-0 pulse applied to the common clock
it
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terminal at the time during the sampling period just after e oq (k) is
calculated transfers the information contained at the set control ter-
minals to the set output terminals. Here, eoq (k) is heed so that the
code translation logic and the D/A converter can convert e oq (k) into
the quantized analog output eoq (t). eoq (k) is held at the set output
terminals until the next sampling instant. Then a new e oq (k) is cal-
culated and clocked to the set output terminals. From Fig. 20, it
is seen that the complement of the sign bit is desired as the input of
the code translation logic. This is necessary for proper operation
of the code translation logic as can be seen from Fig. 14.
Internal variable storage.
To physically realize equations (3-3) and (3-4), it is seen that
the S-P computer must have a way in which the internal variables can
be delayed in time and at the same time stored. This is accomplished
by the use of the internal variable storage registers, mq (k-1) and mq(k-2).
From earlier discussion of the "range switching" process, these two
storage registers must be able to shift their contents on command
down four positions, up four positions, or in parallel from one storage
register to the other. How this is done will be explained with the
aid of Fig. 21.
If the S-P computer has been operating in the "lower range" and
then during a sampling period it changes to the "higher range" of
operation, it will be necessary, as explained earlier, for the informa-
tion in the storage registers to be shifted down four bit positions.
This is done by letting S of Fig. 21 be logic "zero," D logic "one,"
1
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Mq(k-1)	 Mq(k-2)
A
Fig. 21. Shift "up" or "down" logic of
internal variable storage registers.
155
and U logic "zero" and then the application of shift pulse #1 shifts
the information down. Now taking the case when the computer has been
operating in the "higher range" and changes to the "lower range" of
operation, the information contained in the registers must be shifted
up four positions. If a logic "one" is in any one of the four most
significant bit positions before shifting, a logic "one" is inserted
into each f-f of the storage register by the saturation logic shown in
Fig. 22. From Fig. 21, the shifting up operation is done by letting
S be at logic "zero," D at logic "zero," and U at logic "one." While
the just mentioned terminals are at their respective logic, shift
pulse # 1 is applied to shift the information. If the S-P computer
is operating in the same range each sampling period, only parallel
shifting of the information is required. This is done by letting ter-
minals D and U remain at logic "zero," S at logic "one" while shift
pulse # 2 is applied to the common clock terminals of the storage
i
	 registers.
The S, D, and U terminals of Fig. 21 all have the proper logic
when shift pulse # 1 or 2 is applied because of the "range" memory
logic shown in Fig. 23. The "range" memory logic is a single f-f. The
"range" the computer is working in during the present sampling period
is contained at the set control terminal of the f-f and the "range" of
operation of the previous sampling period is contained at the set out-
put terminal of the f-f. A storage element of the present and the
previous "range" of operation is required so that the computer will
I	 know when to shift the information contained in the internal variable
rFrom Reset
Outputs of Four
Most Significant
Bit Positions of
mq N-I) Storage
Register.
To the DO Set of
Fs of mq(k-1)
ge Register.
is Zero for t >tc .
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To the D C Set of
F- F s of mq(k-2)
rage Register.
i
1 i1
I
1
1^.
From Reset
Outputs of Four
Most Significant
Bit Positions of
mq(k-2) Storage
Register.
Fig. 22. Saturation logic.
U is Zero for t > tc
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storage registers up or down. Along with the "range" storage element
and the logic circuitry implemented from the truth table of Fig. 23,
the proper logic at the S, D, and U terminals of Fig. 21 is always
assured.
It is seen from the above discussion that two common clock pulses
are arplied to the storage registers during one sampling period of
operation. The first shift pulse (SP. # 1) does the up or down shift-
ing of the storage elements and the second shift pulse (SP. # 2) does
r	 tb parallel shifting of the information contained in the storage
^i
elements. The sequence of application of these two pulses will be
 explained in a following section of this chapter.
i.
ii
	 Coefficient storage.
t^ From equations (3-3) and ( 3-4) it is seen that there must be a
method designed by which the a o , c l , c2, b l , and b 2 coefficients can be
stored since they are used repeatedly by the S-P computer in calculating
the above mentioned equations. The coefficients are stored by the use
of single-pole double throw switches as shown by Fig. 24. By simply
toggling the switch back and forth, a logic 'one" (six volts) or a
logic "zero" (ground) may be stored for an infinite length of time.
One switch is used for each bit, of each coefficient, i.e., if a coeffi-
cient contains seven binary bits plus a sign bit, eight switches will
be required to store this coefficient.' How the coefficients are trans-
ferred from the *Memory to the Arithmetic Unit when needed - will be dis-
cussed in the next section of this chapter.
0pfO
JiON
^
 
CvLv}vIn0I-
aitocoN04Jm0a,U.r44444v0cli U.r.,P4
r
59
0
0
0
O
a
o
O
S
o
O
N-j
o
O
O
O
O
O
-
-
!
O
O
O
	
O
O
•
•
•
•
a
o
m
	
O
O
	
O
	
O
	
O
O
	
0
c
o
 
O
	
O
2
0
	
O
O
	
O
	
O
	
O
O
	
O
O
p
 O
_
N
 O
>
	
0
 
V
 
V
	
.10
fs((,
i1
ri
i
^r
60
Now that all the components of the digital compensator have been
designed and digitally implemented, a Control Unit must be designed
which co-ordinates _he operation of the components when working together
to physically realize equations (3-3) and (3-4). The Control Unit will
be divided into two units, the control function generator and the data
transfer logic. Each of the two units is discussed in full below.
Control function generator.
In designing the control function generator, an operation sequence
for the compensator must be decided upon. The operation sequence i;
mainly determined by the operations required to realize equations (3-''
and (3-4). Either one of the equations may be realized first, but
since the output of the compensator is desired as soon as possible
after the input signal has been sampled by the A/D, equation (3-3) will
be realized first. Once the operation sequence of the compensator has
been decided upon, a timing pulse diagram can be drawn of the control
pulses needed to ensure the particular sequence of operation chosen.
The operation sequence chosen for the compensator is shown below:
(1) Activate the A/D so that ei(k) can be obtained.
(2) Shift the m5 (k-1) and mq(k-2) storage registers.
(3) Change the 'range" of the internal variable storage registers,
if needed.
(4) Shift the "range" memory flip-flop.
(5) Clear the shift registers and the accumulator.
(6) Load mq(k-1) and cl into the shift registers.
(7) Accumulate, shift, accumulate, shift, etc. until the accumu-
lator output is cl mq(k-1)
(8) Clear the shift registers.
(9) Load C2 and mq(k-2) into the shift registers.
(10) Accumulate, shift, accumulate, shift, etc. until the accumu-
lator output is cl mq(k-1) + c2 mq(k-2).
(11) Clear shift registers.
u .:
j
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(12) Load ao and eig(k) into the shift registers.
(13) Accumulate, shift, accumulate, shift, etc., until the output
of the accumulator contains ao eig(k) + cl mq(k-1) + c 2
 mq(k-2)
= eo (k) .
(14) Load e'0 (k) into output storage register so that it can be
changed to an analog voltage level.
(15) Clear the accumulator and clear the shift registers.
(16) Load m (k-1) and -b l
 into the shift registers.
(17) Accumulate, shift, accumulate, shift, etc., until the output
.of the accumulator is -bl mq(k-1).
(18) Clear the shift registers.
(19) Load mq (k-2) and -b 2 into the shift registers.
(20) Accumulate, shift, accumulate, shift, etc., until the output
of the accumulator is -bl mq(k-1) - b2 mq(k-2).
(21) Clear the shift registers.
(22) Load eig(k) and 1.0 into the shift registers.
(23) Provide one accumulate pulse. Now the output of the accumu-
lator is eig(k) - b l
 mq(k-1) - b2 mq(k-2) = m'(k).
From the above operation sequence, a timing diagram can be
drawn which shows the type pulses that will have to be generated by the
control function generator and when in time they will have to be genera-
ted in relation to one sampling period. It is from this timing diagram
that the control function generator is designed. Fig. 25 shows the
timing and pulse diagram for the second order compensator being designed.
From Fig. 25, it is seen that the control pulses from the control
function generator must be somewhat cyclic, each cycle being lettered
A through G in the figure. This is an aid in designing the control
function generator in that it implies that a control function generator
will have to be constructed which has a cyclic process. In view of
this,. the control function generator shown in Fig. 26 was designed.
The operation of the control function generator will be explained
in terms of what system function each output controls. The outputs of
the generator are labled I through 14 and are labled in the same manner at
the terminals controlled on the previous digital logic diagrams. Assuming
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that all flip-flops of the generator are initially in the zero state,
the sampling and continuous clocks are first turned on. On the first
1-0 transition at output 1, the A/D is activated and the m q (k-1) and
mq (k-2) storage registers are shifted in parallel. This is shift pulse
# 2. Since f-f's 0 through 18 were initially in the "zero" state, the
continuous clock applied to their clock terminals has no effect as
the f-f's are in the "zero" state. The first 0-1 transition at DC set
terminal of f-f No. 19 sets this flip-flop to the "one" state. This
i
causes a 0-1 transition at the input of DM 4 which triggers it and a
.S me assertion pulse results at the output. This pulse remains at the
logic "one" level throughout the complete calculation time of the computer.
As point I is in the "one" state, the 0-1 transition at point H causes
a 0-1 transition at the input of DM 1. It's negation pulse disables
i
the continuous clock and while it is disabled f-f 0 is set to the "one"
state by the assertion output of DM 3. The assertion pulse of DM 1 was
used to trigger DM 2 which in turn triggers DM 3. DM 2 is used to make
sure that the continuous clock has been disabled before f-f 0 is set to
the "one" state. If the continuous clock were not disabled while f-f 0
is being set to the "one" state, several f-f's might be set to the "one"
state instead of the only desired one. Now that f-f 0 has been .set to
the "one" state, the continuous clock is enabled and the "one" is clocked
through the first eighteen flip-flops. By doing this the eight fast A/D
approcimation pulses are provided, the range is changed if needed, the
range memory is shifted, the accumulator is cleared, and finally the
shift registers are cleared. The digital logic needed to produce the
Ir
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control pulses required to do the above is shown in Fig. 26 also. The
DM's at certain points in Fig. 26 are used so that sharper and narrower
pulses can be formed.
As the logic "one" was shifted into and out of f-f 18, a U-1-0
pulse was generated at point L which shifted the logic "one" out of
f-f 19 and into 20 and the 1-0-1 transition at the reset output of
f-f 18 triggers DM 1 which in turn by the process described earlier
sets f-f 0 to the "one" state. Now point B is at logic level "one"
and as the logic "one" is clocked through the first 18 f-f's, the
c l mq (k-1) multiplication process is accomplished. Likewise points C
and D in turn go to logic "one" levels and along with the process of
shifting the logic "one" through the first eighteen flip-flops, eoq(k)
is calculated and stored so that it can be changed to an analog voltage
level. Finally the accumulator is cleared. Next m'(k) is calculated
as points E, F, and G go to logic level "one" and the logic "one" is
successively clocked through f-f's 0 through 18. At this point, the
computer has completed its operation for this particular sampling period.
The time taken to complete the above operations is TC on the timing
diagram. Since T C is less than the sampling period, the computer remains
idle until the next sampling period arrives, thus accounting for the
idle time shown in the timing diagram.
It might be wondered how the frequencies of the sampling and
continuous clocks were determined. The PIGA loop and the Saturn V
t.v.c. system both require that the input signal ei(t) be sampled eight
times a second, thus determining the speed of the sampling clock. The
66
continuous clock speed is determined in a different manner. It is desired
to run this clock as fast as possible so that Tc can be reduced. If TC
is kept small, then if ever desired, the sampling clock can be run
faster than 8 Hz. In^determining the speed of the continuous clock, it
is known that for satisfactory operation of the compensator, the accumulate
and shift pulses must be a minimum of 3.5 us apart. Thus from Fig. 26
for a practical example, it must be a minimum of 7 ps between the time
a logic "one" enters f-f 12 and the time it enters f-f 14. Knowing this,
the speed of the continuous clock can be calculated to be 285 KHz.
Data transfer logic.
As stated earlier, a method must be provided by which the coeffi-
cients and the internal variables can be transferred to their respective
shift registers when needed for a multiplication process. The infor-
mation entered into the shift registers is entered in parallel through
the DC set terminals of the flip-flops. Since a flip-flop is set to
the "one" state when its DC set terminal remains at logic "zero" for
50 ns or longer, the data transfer logic will have to be designed to
do this on command from the control function generator when a logic "one"
is desired in the f-f. On the contrary, the data transfer logic will
also have to be able to load a logic "zero" into certain f-f's on com-
mand frot, the control function generator. For the later case, as
will be seen later, this is done by not applying a pulse to the DC set
terminals of the f-f's that are to be set to the "zero" state since
they were set to this state when the shift registers were cleared. The
logic diagrams of the data transfer logic which will perform as described
67
above are shown in Figs. 27 and 28.
In explanation of how the data transfer logic works, one may
assume that the coefficient c l is to be put into the coefficient
shift register. Figure 27 will be used in explaining this opera-
tion. Normally the outputs from the control function generator,
8 , 6 , 7 , 10 , 11 , and 12 are at logic "zero." Thus all the
outputs of the two-input nand gates are at logic "one." Now to load
the cl coefficient, a 0-1-0 pulse is received at 6 . If the sign
}
	
bit of c l were a logic "one," the output of the two input nand-
gate of this bit position undergoes a 1-0-1 transition as the 1-0-1
!	 J
	 pulse is applied at 6 . Because of the logic used, all of the nand-
gates have the same logic at their outputs at all times. Now since
the output of the two input nand gate underwent a 1-0-1 transition,
j	 the DC set terminal of the
.
 (SB) position of the coefficient shift
4	 Sil 	
register underwent the same transition, thus setting it to the one
j	 state. If the (SB) were a logic "zero" when the 0-1-0 pulse was applied
to 6 , then the output of the two input nand-gate would not have
(,I	 undergone a change, thus leaving the (SB) of the coefficient shift
register a logic "zero." The other bit positions of c l undergo the
 same type operation, thus enabling the 0-1-0 transition at 6 to load
cl into the shift register.
The same type procedure as above is used to load the internal
variables into the internal variable shift register.
mCnJ
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IV. PERFORMANCE OF THE "RANGE SWITCHING"
DIGITAL FILTER REALIZATION
Performance tests were made of the "range switching" digital filter
when the design and the digital implementation of the filter were
cor;,pl.eted. Tha 'tests were required so that a study could be made to
determine if the filter successfully stabilized the Saturn V t.v.c.
system and the PICA loop. Both open-loop and closed-loop performance
testa were run. The open-.lcop tests were run on the compensator alone,
while the closed-lraop test„; were run with the compensator in both of
the two above ment3.-ned control loops. The open-loop tests were run
to obtain the step and sinusoidal response of the filter while the closed-
loop tests were run to obtain the response of the PICA loop to a unit
step and'a noise input. Also closed-loop tests were run on the Saturn V
t.v.c. system to determine the performance of the filter with four
different quantization schemes. The four schemes will be known as the
"range switching” case, the ideal case, A/D quantization only, and
Finally the non range-switching ideal case. A more detailed description
of each of the four just mentioned schemes is presented later in the
chapter.
After the above performanc%
	
were simulated on the IBM 7040
computer, their results were evaluated and it was decided if it would he
feasible to physically construct the compensator and employ it in the
actual mentioned control loops.
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Open-Loop Performance
From [11] and the previous mentioned simulations run on the IBM
7040 computer in conjunction with the design of the digital filter,
it was found that a D(z) of
D(z) - 1.875z -1 - 1.75z-2
1-1.125z- 1
 + .375z-2
successfully stabilizes the Saturn V t.v.c. system. To perform the
open loop performance tests, the desired analog input was applied to
the digital compensator of Fig. 6 and the quantized digital output
e oq (k) recorded. To avoid having to perform manually the calculations
required each sampling period to obtain the output, the digital filter
of Fig. 6 was simulated on the IBM 7040 computer.
Step response. To obtain the step response of the digital filter,
a unit step function O t,h a magnitude of one was applied to the input
of the filter shown in Fig. 6. As seen from Fig. 29, the filter has
a transient output response which levels off at about .3516. The
output of the filter can be expected to level off to a constant value
since the input is constant. The value which the output approaches,
.3516, is smaller than the final value predicted for the filter by
the final value theorem of sampled-data theory. By this theorem,
F. V. = lim E in (z) D(z) (z-1)
z -1
lim	 z	
1.8752-1 - 1.75z-2
	
(L-1)
231 ^z-I )	 C 1 - 1.1252 -1 + .375z °2
F. V. = .5,
tr
(4-1)
l	 E..
rG
72
NyC'+
OR
.
d
N
 .
.
_
vao
O
}
-
	
-
e
-
'
-
'
ai.
ao
O
_
rn
-
F=4
i
_
	
1
_
L
O
I
	
-
c
r
LQ
	
0
1
LO
	
c
0
0
p
 R
3
_
	
_
	
O
73
the final value should be .S. The smaller final value of the filter
can be accounted for by the operation of the quantization procedures
of the filter. Another characteristic of the step response noticed
from Fig. 29 is that the settling time is about .6 second, which is
faster than the settling time of the second order filters designed in
[11] and [13]. That the output responds faster to the input of the
filter is sometimes a desirable characteristic.
Sinusoidal Response. The open loop sinusoidal response of the
digital filter is obtained by applying a .4 HZ. two volt peak-to-peak
sinusoidal input to the filter shown in Fig. 6. To obtain the output
response of the filter, a simulation of the filter with the sinusoidal
input was run on the IBM 7040 computer. As can be predicted by sampled-
data theory [1], the output e oq (k) resembles a sine wave which has
been impulse sampled and fed through a zero order hold device. Two
complete cycles of the steady state response are shown in Fig. 30.
Looking at the figure, it is seen that the output response is regular
except at the peaks. The irregularity of the peaks is due to the
quantization noise of the filter [11].
Closed-Loop Performance
The closed-loop tests will now be run to help determine if the
compensator suitably stabilizes the PIGA and Saturn V t.v.c. control
loops. The digital filter was first simulated in the PIGA loop
and then in the Saturn V t.v.c. control loop.
PIGA-loop performance. A schematic diagram of the PIGA control
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loop along with the values of the variables of the loop is shown in
Fig. 31. In explanation of each block in Fig. 31, G  is a gain which
converts the angle 6 into an analog voltage input for the A/D which
is the input sampling device of the compensator shown in the figure.
The sensing scheme of the angle S is explained in full by [15].
The compensator D(z) and the zero-order hold Gho (s) of the figure
describe mathematically the effect of the digital filter on the PIGA
loop. The output gain GT shown in the figure converts the binary
output word of the digital filter to an output torque by the use of
a pulse-width D/A, a PWM power amplifier, and a torque motor.
Using a D(z) of the form
D(z) = 1 - 119/64z-1 + 57/64z-2
1
with a sampling rate fs = 10000 Hz.,
a unit step input and then a random noise input will be applied to
the input of the PIGA loop. The main item of interest of these two
particular performance tests is the error angle $, which is desired
to reach a minimum value as soon as possible after an initial distur-
bance is applied to the loop. In this case the disturbance will be
the unit step and the random noise inputs. A plot of S vs. time for
the unit step input is shown in Fig. 32 and the same plot for the noise
input is shown in Fig. 33.
Looking at Fig. 32, it is seen that the compensator successfully
stabilizes the PIGA loop with a unit step function input. From the
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figure, S goes up to a maximum value of one degree and then settles
down to an average value of 0 degrees. The irregularity of 13 between
.031 seconds and .046 seconds is caused by the switching of the compen-
sator from the "higher range" of operation to the "lower range." It
appears that the compensator momentarily discontinues control of the
system when the range of operation is switched, but this has no
adverse effects since control is quickly regained.
The random noise input into the PIGA loop was applied so that it
could be seen if the system would remain stable when the input varies
at random as it would in a physical situation. Froin Fig. 33, it is
seen that the system does remain stable and that the error angle S
tends to oscillate with an average value of 0 degress over a period of
time. The magnitude of the oscillating error angle S is within the
specifications required for successful operation of the PIGA loop.
Saturn V t.v.c. system performance. The Saturn V t.v.c. system
performance tests were run to determine the ability of this system,
which contains the previously designed D(z), to return the rocket to
a pre--assigned flight attitude path after experiencing a disturbance
which makes it veer off course 10 degrees. The main point of interest
is how fast the rocket is returned to its original flight attitude path
after a disturbance. To make this study the flight of the Saturn V,
with an initial pitch error angle ^d of 10 degrees, was simulated on
the IBM 7040 computer. A plot of the system response to the initial
error, ^d vs. time, can be drawn from the program output.
Four different simulations of the rockets flight were run, the
e
5
F y5^
80
main difference in each one being the ,amount of quantization used.
This was done so the effects of the quantization at different points
could be observed. For each simulation, the compensator had a
sampling rate of eight cycles-per-second and realized a D(z) in the
form of equation (4-1).
For the first simulation, the compensator used in the t.v.c.
system was the same one as designed in the previous two chapters. It
contained quantization at the three preciously mentioned points. The
plot of the system response to an initial pitch error angle of 10 degrees
is shown in Fig. 34. From the figure it is seen that it takes about 20
seconds for the attitude of the rocket to be corrected and after this it
f
oscillates with a maximum magnitude of + .20 degree, which is within
!	 the system specifications.
("5
	
	 The second simulation run was the ideal case, i.e., all quantiza-
tion and the "range switching" process of the designed compensator
were removed. From the system response shown in Fig. 35, it is seen
that the first overshoot is less than the same overshoot experienced
by the "range switching" compensator of the previous simulation and
the system settles down slightly faster and also to a lower value of
about + .01 degree.
For the third simulation, the compensator contained quantization
at the A/D only and the range switching process was removed. Again,
like the simulation in which there was not any quantization at all, the
first overshoot was a little less than for the range switching simula-
tion as can be seen from. Fig. 36. Also the error angle ¢ d levels
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off to about 0.1 degree which is within system specifications but
greater than the ideal case.
Last, a simulation was run in which the compensator was the same
r	 t	 .
as in the first simulation except the "range switching" process,
which weights the internal variables properly each sampling period,
was omitted.
	 The compensator operating in this manner will be known
as the "non-range switching" ideal filter.
	 The response of the system
with this type compensator is shown in Fig. 37.
	 From the figure, it
II is seen that it has about the same identical response as the "range
switching" version of the first simulation.
r;
In summary of the chapter, it is seen from the PIGA and Saturn V
t.v.c. system performance tests that the preciously designed digital
i filter successfully stabilizes both systems.
	 In choosing one of the
{
3	 3 four types of filters employed in the performance tests to stabilize
the Saturn V t.v.c. system, one must consider the accuracy desired,
the range of sampling frequencies the compensator is able to operate
over, and the physical size of the compensator.
	 In considering the
e above three characteristics, it is believed that the "range switching"
f digital filter of the first simulation is best suited to meet these
specifications.
	 It has a wide range of sampling frequencies, vary-
` ing from 0 Hz. to 2000 Hz., reasonable accuracy, and most important
{
s	
r. where space and physical size is a limitation; it has a physical size
i of about two-thirds of that of a "non-range switching" digital filter.
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rV. CONCLUSIONS
This paper has presented the design and a possible digital imple-
mentation of a "range-switching" digital filter which may be used in
various sampled-data control systems.
`	 The first step
	 gin the design of the filter was the selection of
i
a suitable mathematical programming form which would require a mini-
f mum of hardware to physically construct the filter. Also of importance:
the mathematical programming form chosen was one that required a minimum
i r	 calculation time, thus enabling the filter to have a wider range of
i
sampling frequencies. Next, the "range switching" process was mathe-
matically defined and its effects on the internal variables of the filter
,
noted so that a digital implementation of the pr 	 ss could be accomplished.
is
-
	
	 Finally, a digital implementation of each component of the filter was
proposed and then open and closed-loop performance tests were run on
l
the filter.
The filters performance-in stabilizing the two control loops it was
designed for, the PIGA and Saturn V t.v.c. system, was very satisfactory.
f'
It demonstrated a quick-response to disturbances and was able to gain
fine-granularity control over both loops. As stated earlier, the filter
`	
has a relatively wide sampling frequency range which is advantageous in
that it allows the filter to be compatible in a wider variety of controlI.
loops. Considering other characteristics of the filter discussed in
86
87
Chapter IV and the above mentioned ones, it is believed that the use
of "range switching" digital filters similar to the one designed in
this paper will have wide-spread effects in future digital control.
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rAPPENDIX A
FORTRAN SOURCE PROGRAM FOR SIMULATION OF PIGA LOOP
WITH A NOISE INPUT
SOURCE DECK
$JOBW EED55T JRHEATH
C	 TIME DOMAIN SIMULATION OF THE COMPENSATFJD SYSTEM
DIMENSION X1(2),X2(2),X3(2), 	 D(2)
COMMON/COM2/RM(1001),ITER,TES
COMMON/COM1/XP(3,2),BQ(1),C(2)
1 FORMAT(1H ,13,2X,lP9El3.4)
CALL INPUT
2 FORMAT(1H1)
N-1
H-1.0E+05
WN-184.0
T=0.001
GP-56.2
GT-321000.0
C	 GDA IS THE TOTAL LOOP GAIN
GDA=0.083
W1-SIN(WN*T)/WN
W2=COS(WN*T)
W3-(1.0-W2)/WN**2
W4-(T-Wl) /H
W5-(1.0-W2)/H
W6-WN*SIN(WN*T)
W7-W6/H
GDIG-GDA/GT/GP/(T-W1) *H
WRITE(.6,10) GDIG
10 FORMAT (1HO,'HKDIG = ,lPE11.4)
TEST-+2000.0*980.0/4.0
DO 669 NAGL=1,2
669	 XP(NAGL,1)=0.0
8 BDC=0.0
BQ(1)=0.0
X1(1)-0.0
X2(1)=0.0
X3(1)=0.0
D(1)=O.0
C(1)=0.0
COFS-0.0
DO 5 1-1,ITER	 90
r
e
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R=TES*980.*RM(I)
4 WRITE(6,1) I,BDC,BQ(N),Xl(N),XP(l,l),D(N),R,COFS,C(1)
C BEGIN ANALOG PORTION SIMULATION
X1(N+1)=X1(N)+W1*X2(N)+W3*X3(N)+W4*(R-GT*D(N))
X2(N+1)=W2*X2(Pl)+W1*X3(N)+W5*(R-GT*D(N))
X3(N+1)=W2*X3(N)-W6*X2(N)+W7*(R-GT*D(N))
BDC=GP*X1(N+1)
C END	 ANALOG PORTION SIMULATION
C BEGIN DIGITAL UNIT SIMULATION
UI-BDC
CALL DIGCOM (UI,YP)
D(N+1)=GDIG*YP
C END	 DIGITAL UNIT SIMULATION
COFS=GT*D(N+1)
X1(N)=X1(N+1)
X2(N)=X2(N+1)
X3 (N)=X3 (N+1)
5 D(N)-D(N+l)
STOP
J END
$IBFTC DIGCOM
SUBROUTINE DIGCOM(UI,YP)
COMMON/COM1/XP(3,2),BQ(1),C(2)
AO-1.0
Al=-119./64.
A2=57./64.
B1=0.0
B2=0.0
FX=256.
UI=UI/3.0*FX
EX-1.0
CALL ROUND (UI,EX,FX)
UP=UI
Z BQ(1)-UP*3,.0/FX
UI-UI*3.0/FX
Ii (ABS(UP)-16.0) 2,3,3
2 C(2)=0.0
GO TO 4
3 C(2)=1.0
UP-UP/16.
IUP=UP
UP-IUP
FX=16.
4 IF(C(2),C(l)) 5,6,7
5 XP(11,1)-16.*XP(1,1)
XP (2,1)-16. *XP(2,1)
AX-4.0
BX-63.75
CALL ROUND(XP(1,1),AX,BX)
CALL ROUND(XP(2,1),AX,BX)
GO To 6
7 XP(1,1)-XP(1,1)/16.0
w
I
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XP(2,1)-XP(2,1)/16.
AX-4.0
BX=63.75
CALL ROUND (XP(l,l),AX,BX)
CALL ROUND (XP(2,1) , AX,BX)
6	 XP(102)--B1*XP(1s1)—B2*XP(2,1)+IIP
XP(2,2)=XP(1,1)
AX=4.0
BX-63.75
CALL ROUND (XP(1,2) , AX,BX)
YP=(A1—AO*B1) *XP(1,1 )+(A2—Ao*B2) *xp(2,1)
+AO*UP
a-64.
DX-255./64.
CALL ROUND (YP,CX,DX)
DO I I=102
I XP (1, 1) =XP (1, 2)
C(1)=C(2)
YP-YP/FX*3.0
RETURN
^I	
END
$IBFTC INPUT
SUBROUTINE INPUT
^:	
C
C	 RANDOM INPUT
COMMON /COM2 /RM(1001) , ITER,TES
TES=200.
ITER=301
NRANB=6
CALL RANBIT (NRANB)
CALL RCON1 (35187269)
RMAX=(2.**NRANB-1.)/2.
DO 19 I=1,ITER
RM(I)=EW(5)
19 RM ( I)=(RM(I) —RMAX)/RMAX
RETURN
END
^'	
$IBFTC ROUND
SUBROUTINE ROUND (A,AN,BN)
X-ABS(A)
S-A/X
IX=X*AN
XQ=IX
XQ=XQ/AN
IF(XQ—BN) 1,2,2
I	 A=S*XQ
RETURN
2 A=S*BN
RETURN
END
$ENTRY
$IBSYS
rI
	 f
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APPENDIX B
FORTRAN SOURCE PROGRAM FOR SIMULATION OF SATURN V THRUST
VECTOR CONTROL SYSTEM EMPLOYING THE RANGE SWITCHING DIGITAL
COMPENSATOR.
SOURCE DECK
$IBFTC MAIN
NN=100
DIMENSION YPB(4)
DIMENSION WB(4),ZETA(4),GM(4),YB(4),YBP(4),YPD(4),A(14,14)
DIMENSION BD(14),X(14,2),PHIT(14,14),PHITI(14,14),W(14,14)
DIMENSION Z(14,14)
COMMON/COM1/XP(3,2),CX(2)
CALL TRAP
DO 699 INAG=1,3
699 XP(INAG,1)=0.0
GC-.5
CX(1)=0.0
11	 FORMAT(4(5X,E15.8))
10	 FORMAT (3 (5X,E15.8) )
50	 CONTINUE
READ(5,10)ALO,AL1,BO
READ(5,10)B1,B2,B3
READ(5,10)B4,B5,B6
READ(.5,11)B7,C1,C2,FC
READ(5,11)ALCG, AIXX, AIE, TIME
READ(5,11)ASE, AK3, AK4, P
READ(5,11)AK7, AM, RP, V
READ(5,11)WB(1), WB(2), WB(3), WB(4)
READ(5,11)ZETA(1), ZETA(2), ZETA(3), ZETA(4)
READ(5,11)GM(1), GM(2), GM(3), GM(4)
READ(5,11)YB(1), YB(2), YB(3), YB(4)
READ(5,11)YPB(1), YPB(2), YPB(3), YPB(4)
READ(5,11)YPD(1), YPD(2), , YPD(3), YPD(4)
DO 9 I=1,4
9 WB(I)=WB(I)*2.0*3.1415927
33 FORMAT(1H1,4X,10HINPUT DATA,//)
AK3 = AK3*57.29578
AK4 = AK4*57.29578
AK7 = AK7*57.29578
PRINT 33
PRINT 10, ALO, ALI, BO
PRINT 10, B1, B2, B3
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j	 PRINT 10, B4, B5, B6
PRINT 11, B7, Cl, C2, FC
PRINT 11, ALCG, AIXX, AIE, TIME
PRINT 11, ASE, AK3, AK4, P
PRINT 11, AK7, AM, RP, V
PRINT 11, WB(1), WB(2), WB(3), WB(4)
^-	 PRINT 11, ZETA(1), ZETA(2), ZETA(3), ZETA(4)
PRINT 11, GM(1), GM(2), GM(3), GM(4)
PRINT 11, YB(1), YB(2), YB(3), YB(4)
PRING 11, YPB(1), YPB(2), YPB(3), -YTB(4)
i	 PRINT 11 0 YPD(1), YPD(2), YPD(3), YPD(4)
ITER=50
PRINT 17, ITER
17 FORMAT(1H1,2HN=13,//)
PRINT 26,TIME
26 FORMAT(15X,12HFLIGHT TIME=F5.1,1X,7HSECONDS,//)
N=14
T=1./8.
C	 DEFINE ELEMENTS OF A MATRIX
C
DO 1 I=1,N
DO 1 J=1,N
1 A(I,J)=0.0
W1=34.48
ZETA1=0 .434
W2=84.09
ZETA2=0.594
A(1,1)=-2.*ZETA1*W1
A(1,2)=-Wl**2
DO 2 I=2,N92
I1= I-1
2 A(I,ij) =1.o
A(3,2)=W1**2
A(3,3)=-2.*ZETA2*W2
A(3,4)=-W2**2
A(5,2)=(ALCG*ASE+AIE)*W2**2*(-W1**2)/AIXX
A(5,3)=(ALCG*ASE+AIE)*W2**2*2.*ZETA2*W2/AIXX
A(5,4) = (ALCG*ASE+AIE)*W2**2*W2**2/AIXX + W2**2*(-C2-AK3*ASE/AIXX)
A(5,6)=-C1
A(5, 8)= -(FC*(ALCG*YPB(1)+YB(1)))/AIXX
A(5,10)= -(FC*(ALCG*YPB(2)+YB(2)))/AIXX
f A(5,12)= -(FC*(ALCG*YPB(3)+YB(3)))/AIXX
A(5,14)= -(FC*(ALCG*YPB(4)+YB(4)))/AIXX
A(7,2)=(ASE*YB(1)-AIE*YPB(1))*W2**2*W1**2/GM(1)I.	
A(7,3)=(ASE*YB(1)-AIE*YPB(1))*W2**2*(-2.*ZETA2*W2)/GM(1)
A(7,4) -(ASE*YB(1)-AIE*YPB( 1))*W2**2*(-W2**2) /GM(l)+W2 **.?*RP*YB(1)
1/GM(l)
A(7,7)=-2.*ZETA(1)*WB(1)
A(*i,8)=-WB(1)**2
A(9,2)=W2**2*(ASF*YB(2)-AIE*YPB(2))*W1**2/GM(2)
A(9,3)=W2**2*(ASE'*YB(2)-AIE*YPB(2))*( -2.*ZETA2*W2)/GM(2)
A(9,4)=W2 **2*(ASE*YB(2)-AIE*YPB(2))*(-W2**2)/GM(2) +
1 W2**2*RP*YB(2)/GM(2)
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A(9,,9)--2. 
 *ZETA (2) *14B (2)
A(9,10) --WB(2)**2
A(11,2)=W2**2*(ASE*YB(3)-AIE*YPB(3))/GM(3)*W1**2
A(11,3)=W2**2*(ASE*YB(3)-AIE*YPB(3))/GM(3)*(-2.*ZETA2*W2)
A(11,4) =W2**2*(ASE*YB(3)-AIE*YPB(3))/GM(3)*(-W2**2) +
1 W2**2*RP*YB(3)/GM(3)
A(11,11)=-2. *ZETA (3)VB(3)
A(11,12) =-',JB (3) **2
A(1302) =W2**2*(ASE*YB(4)-AIE*YPB(4))/GM(4)*Wl**2
A(13,3)=W2**2*(ASE*YB(4)-AIE*YPB(4))/GM(4)*(-2.*ZETA2*W2)
A(13,4) =W2**2*(ASE*YB(4) AIE*YPB(4))/GM(4)*(-W2**2) +
1 W2**2*RP*YB(4)/GM(4)
A(13,13)=-2.*ZETA(4)*WB(4)
A(13,14)=-WB(4)**2
C
C
	
COMPUTE PHI(T), THE STATE TRANSITION MATRIX
ITER-NUMBFR OF TERMS USED IN TAYLOR SERIES EXPANSION TO CALCULATE PHIT)
C
W-14
ITER=50
T=1./8.
DD 18 I=1,N
gb 18 J=1,N
PHIT(I,J)=0.0
PHITI(T,J)=0.0
18 W(I,J)-O.0
DO 19 I=1,N
19 W(l,i)=1.0
DO 3 I=1,N
DO 3 J=1,N
PHIT(I,J)-W(I,J)+PHIT(I,J)
W(I,J)=W(I,J)*T
3
	
PHITI(I,J)=W(I,J)+PHITI(I,J)
3 4 K-2,ITER
CALL MMIAT (A, W, Z, N, N, N)
DO 4 I=1,N
DO 4 J=1,N
PHIT(I,J)=Z (I,J)+PHIT(I,J)
W(I,J)-Z(I,J)*T/FLOAT(k)
4
	
PHITI (I,J)=W(I,J)+PHITI(I,J)
WRITE (7,100)
WRITE(7) PHIT
100 FORMAT (12H PHIT MATRIX)
C
BD(I) IS THE PRODUCT OF THE INTEGRATED PHIT) MATRIX AND THE B MATRIX
C
DO 27 I=10N
27 BD (I)=0.0
DO 28 I=111N
28 BD (I)=PHITI (I,1)
DO 102 I=1,N
102 PRINT 103 0 I,BD (I)
103 FORMAT (lOX,3HBD(,12,2H)=,E20.8)
11
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WRITE (7,101)
WRITE (7) BD
101 FORMAT (10H BD MATRIX)
Do 29 I-1,N
29	 X(I,1)-0.0
X(6,1)=10.0
DO 999 M=191251
PHID-X(6,1)+YPD(1)*X(8,1)+YPD(2)*X(10,1)+YPD(3)*X(12,1)
1	 +YPD (4) *X (14, 1)
CONTRL-PHID*GC
CALL DIGCOM(CONTRL,BETAC)
888 PRINT 35,M,PHID,BETAC,CONTRL,XP(1,1),CX(1)
35 FORMAT (1H I5,lP9El3.4)
CALL MULMAT(PHIT,X,W,N,N,l)
777 DO 34 I=1,N
34 X (1, 1) -W(.I, 1) +BD (1) *BFTAC
999 CONTINUE
GO TO 50
16 STOP
END
$IBFTC DIGCOM
SUBROUTINE DIGCOM(UI,YP)
COMMON/COM1/XP(3,2),BQ(1),C(2)
AO-0.0
A1=1.875
A2--l.75
Bl--1.125
B2-0.375
FX-256.
UI-Ul/3.0*-,,X
EX=1.0
CALL ROUND (UI,EX,FX)
UP=Ui
BQ(1)-UP*3.0/FX
UI-UI*3.0/FX
IF(ABS(UP)-16.0) 2,3,3
2	 C(2)-O.O
Go To 4
3	 C(2)=1.0
UP=UP/16.
IuP=UP
UP-IUP
FX=16.
4	 IF(C(2)-C(1)) 5,6,7
5 XP(1,1)=16.*XP(l,l)
XP(2,1)-16.*XP(2,1)
AX-4.0
BX-63.75
CALL ROUND(XP(l,l),AX,BX)
CALL ROUND(XP(2,I),AX,BX)
GO TO 6
7	 XP(1,1)=XP(1,1)/16.0
XP(2,1)=XP (2,1) /16.
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AX=4.0
BX=63.75
CALL ROUND (XP(1,1),AX,BX)
CALL ROUND (XP(2,1) ,AX,BX)
6	 XP(1 , 2)--B1*XP(1,1;-B2*XP(2,1)+UP
XP(2,2)=XP(1,1)
AX-4.0
BX-63.75
+-
	
	 CALL ROUND(XP(1,2) ,AX,BX)
YP=(A1-AO*B1) *XP(1,1)+(A2-AO*B2)*XP(2,1)
1	 +AO*UP
C864.
DX=255./64.
CALL ROUND (YP,CX,DX)
DO 1 I-1,2
1 XP(I,1) -XP(I,2)
C (1)-C (2)
YP-YP/FX*3.0
4	 RETURN
END
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